I. INTRODUCTION
D OUBLE-GATE (DG) MOSFETs using lightly doped ultrathin layers seem to be a very promising option for ultimate scaling of CMOS technology [1] . Excellent short-channel effect (SCE) immunity, high transconductance, and ideal subthreshold factor have been reported by many theoretical and experimental studies on this device [2] - [11] . In particular, asymmetrical DG SOI MOSFETs (front gate p poly and back gate n poly) are becoming popular since this type of structure provides a desirable threshold voltage (not too high or too low) unlike the symmetrical DG silicon-on-insulator (SOI) MOSFETs.
The control of the gate voltage on the threshold voltage decreases as the channel length shrinks because of the increased charge sharing from source and drain. Therefore, the threshold voltage reduction with decreasing channel lengths and draininduced barrier lowering (DIBL) are important issues that need to be addressed while providing immunity against SCEs [5] , [6] . To enhance the immunity against SCEs, a new structure called a dual-material gate (DMG) MOSFET was proposed [12] - [15] . This structure has two metals in the gates M1 and M2 with different work functions. Such a configuration provides simultaneous increase in transconductance and suppressed SCEs due to a step in the surface-potential profile when compared with a single-gate MOSFET. In the DMG structure, the peak electric field at the drain end is reduced, which ensures that the average electric field under the gate is increased. This enables an increased lifetime of the device, minimization of the ability of the localized charges to raise drain resistance [16] , and more control of gate over the conductance of the channel so as to increase the gate transport efficiency. The step function profile of the surface potential ensures screening of the channel region under the material on the source side (M1) from drain-potential variations. After saturation, M2 absorbs any additional drain-source voltage and, hence, the region under M1 is screened from drain-potential variations. However, the driveability and transconductance of the DMG structure are not as good as that of the DG structure.
To incorporate the advantages of both DG and DMG structures, we propose a new structure, i.e., the dual-material doublegate (DMDG) SOI MOSFET, which is similar to that of an asymmetrical DG SOI MOSFET with the exception that the front gate of the DMDG structure consists of two materials (p poly and n poly). The aim of this paper is, therefore, to present using two-dimensional (2-D) simulation, the reduced SCEs exhibited by the DMDG structure below 100 nm, while simultaneously achieving a higher transconductance and reduced drain conductance compared to the DG SOI MOSFET. The proposed structure exhibits the desired features of both the DMG and DG structures. With this structure, we demonstrate a considerable reduction in the peak electric field near the drain end, increased drain breakdown voltage, improved transconductance, reduced drain conductance, and a desirable threshold voltage "roll-up" even for channel lengths far below 100 nm. An analytical model using Poisson's equation also has been presented for the surface potential leading to the threshold voltage model for the DMDG SOI MOSFET. A complete drain current model [17] considering impact ionization [18] , velocity overshoot, channel length modulation, and DIBL [19] is also presented. The accuracy of the model is verified by comparing the model results with the simulation results using the 2-D device simulator MEDICI. 1 
II. ANALYTICAL MODEL FOR SURFACE POTENTIAL
Schematic cross-sectional views of both an asymmetrical DG and DMDG SOI MOSFET implemented using the 2-D device simulator MEDICI is shown in Fig. 1 . The front gate consists of dual materials M1 (p poly) and M2 (n poly) of lengths and , respectively, while the back gate is effectively an n poly gate. Assuming the impurity density in the channel region to be uniform, and neglecting the effect of the fixed oxide charges on the electrostatics of the channel, the potential distribution in the silicon thin film before the onset of strong inversion can be written as [20] for (1) where is the uniform film doping concentration independent of the gate length, is the dielectric constant of silicon, is the film thickness, and is the device channel length. The potential profile in the vertical direction, i.e., the -dependence of , can be approximated by a simple parabolic function, as proposed by [20] , for fully depleted SOI MOSFETs as (2) where is the surface potential and the arbitrary coefficients and are functions of only. In a DG-SOI MOSFET, the front gate consists of only one material, i.e., p poly, but in the DMDG structure, we have two different materials (p poly and n poly) with work functions and , respectively. Therefore, the front channel flatband voltages of the p poly and n poly at the front gate would be different and they are given as (3) where is the silicon work function, which is given by (4) where is the silicon bandgap at 300 K, is the electron affinity of silicon, is the Fermi potential, is the thermal voltage, and is the intrinsic carrier concentration. Since we have two regions in the front gate of the DMDG structure, the surface potential under p poly and n poly can be written based on (2) as for (5) for (6) where and are the surface potentials under p poly (M1) and n poly (M2), respectively, and , , , and are arbitrary coefficients.
The Poisson's equation is solved separately under the two top front gate materials (p poly and n poly) using the following boundary conditions. 1) Electric flux at the front gate-oxide interface is continuous for the DMG. Therefore, we have under (7) under (8) where is the dielectric constant of the oxide, is the gate oxide thickness, and and (9) where is the gate-to-source bias voltage and and are the front-channel flat-band voltages of p polysilicon and n polysilicon, respectively, and are given by (3). 2) Electric flux at the back gate-oxide and back channel interface is continuous for both the materials of the front gate (p poly and n poly)
under (10) under (11) where is the back gate-oxide thickness, is the potential function along the back gate oxide-silicon interface, and , where is the back gate flat-band voltage and is same as that of . 3) Surface potential at the interface of the two dissimilar gate materials of the front gate is continuous (12) 4) Electric flux at the interface of two materials of the front gate is continuous (13) 5) The potential at the source end is (14) where is the built-in potential across the body-source junction and and are the body and source/drain dopings, respectively. 6) The potential at the drain end is (15) where is the applied drain-source bias. The constants , , , and in (5) and (6) can be found from the boundary conditions (7)- (11). Substituting these constants in (5) and (6) and then in (1), we get and (16) where where , , and . The above equations are second-order differential equations with constant coefficients and the expression for surface potential under p poly and n poly of the front gate is of the form for under (17) for under (18) where and . Using boundary conditions (12)- (15), we obtain , , , and as where and . The electric-field distribution along the channel length can be obtained by differentiating the surface potential given by (17) and (18) and can be written as under (19) under (20) The above two equations are quite useful in determining how the drain side electric field is modified by the proposed DMDG structure.
III. THRESHOLD VOLTAGE AND DIBL MODEL FOR THE DMDG SOI MOSFET
In the proposed DMDG SOI MOSFET, we have and as the front gate and back gate-oxide thicknesses, and the same gate voltage is applied to both the gates. The channel doping is uniform with an acceptor concentration of 10 cm , as in [17] . The threshold voltage for the DMDG SOI structure is derived from the graphical approach, as has been done for DG SOI MOSFETs in [17] . When the potential distribution dependence on the gate voltage is studied, it is seen that first an inversion layer is formed on the inside surface of the back gate n polysilicon. The potential distribution then changes linearly while the surface potential is fixed. After this, an inversion layer on the inside surface of the p polysilicon is formed and then the potential distribution in the channel is invariable and the applied voltage is sustained by both the gate oxides. This analysis concludes that this structure has two different threshold voltages related to the front and back gates, respectively.
Based on the graphical approach from [17] , the expression for the front and back gate threshold voltage of the long channel device is given as (21) (22) where is the threshold voltage for the back gate with n poly and is the threshold voltage for the front gate with p poly and n poly, and are given by (3), , is the channel acceptor charge and is the difference between flatband voltages associated with the front and back gates and is given by (23) In the above models, both the induced and depleted charges have been considered in the channel region. However, for shortchannel devices, we neglect both the charges in the derivation of the threshold voltage model. Low doping concentration of the double-gate SOI MOSFETs makes this a good approximation [21] . This approximation leads to a Poisson equation of potential given by (24) As in [21] , the above equation can be solved using the parabolic potential profile (5) and (6) and with the help of the boundary conditions (7)- (15) . The short-channel threshold voltage shift of the DMDG SOI MOSFET can be given as (25) where
Therefore, the expression for the threshold voltage of the DMDG SOI MOSFET is given by (29) where can be either or . Equation (29) does not predict any threshold voltage roll up because the coupling between the front DMG and back gate is not considered in the above model. However, as we will demonstrate, based on simulation in Sections IV and V, the DMDG structure does exhibit a small threshold voltage roll-up phenomenon. To take this roll up into account, we introduce the empirical correction factor . The empirical relation used for this parameter is given by (30) Here, the value of , when compared with the simulated results, has been obtained as , where is in m and m. Therefore, the final expression for the threshold voltage of the DMDG SOI MOSFET is given by
It is to be noted that when , is equal to unity and when the channel length is reduced keeping fixed, then decreases leading to a threshold voltage roll up. It is assumed here that the length of M1 is always greater than that of M2, which is reasonable for sub-100-nm channel lengths.
Using the threshold model given by (31), the DIBL of the DMDG structure can now be expressed as (32) where and are the threshold voltages in the linear and saturation regimes, respectively.
IV. MODEL
In order to derive the current-voltage characteristics, the proposed DMDG structure can be treated as two transistors connected in parallel, each having its own threshold voltage: and relating to the back and front gates, respectively. The channel current is then given by [17] in the linear region (33) in the saturation region
where corresponds to the back and front gate threshold voltage for and , respectively. is the critical electric field at which the electron velocity saturates and is the saturation voltage and both are given by (35) where is the effective mobility of the inversion layer electrons given by (36) where is the mobility associated with the phonon scattering and is the mobility associated with the surface roughness scattering, as discussed in [17] . However, (33) and (34) do not include the SCEs, parasitic bipolar junction transistor (BJT) effects, and impact ionization. To develop an accurate analytical drain current model, we need to consider the above effects, as discussed below.
A. Impact Ionization and Parasitic BJT Effects
As the lateral electric field in the device is large in the saturation region, the impact ionization and the parasitic BJT effects strongly affect the current conduction of the device. In the inversion layer, at the oxide-silicon interface, there is a channel current , which is due to the drifting of the electrons. In the high electric-field region near the drain, the drifting electrons collide with the lattice, resulting in the generation of electron-hole pairs. Due to the electric field, the electrons move toward the drain contact and the holes move in the source direction, resulting in the impact ionization current . For a very short-channel SOI MOS device, the parasitic BJT with its emitter at the source and its collector at the drain cannot be overlooked. A portion of the impact ionization current is directed toward the source. As a result, holes get accumulated in the thin film, which leads to the activation of the parasitic bipolar transistor. As the bipolar device is activated, these holes recombine with electrons in the base region. In the parasitic bipolar device, a portion of the collector current , which is mainly composed of electrons, is a result of the vertical electric field. These electrons also collide with lattice and, consequently, generate electron-hole pairs.
Therefore, the drain current , considering the impact ionization and the parasitic BJT effects, has the following components: the channel current , impact ionization current , and collector current of the parasitic bipolar device [18] (37)
Substituting for and from [18] , the expression for the drain current in saturation is given by
where where , , , and are as given in [18] . However, before the onset of saturation, the drain current is equal to the channel current given by (33).
B. Channel Length Modulation, Velocity Overshoot, and DIBL Effects
Nonlocal effects such as channel length modulation, velocity overshoot, and DIBL are becoming more prominent as MOSFET dimensions shrink to the deep-submicrometer regime, and it is necessary to include them in the drain current model. Velocity overshoot is one of the most important effects from the practical point-of-view since it is directly related to the increase of current drive and transconductance, as experimentally observed in short-channel MOSFETs [22] - [25] . It has been shown that an electric-field step causes the electron velocity to overshoot its saturation value for a period shorter than the energy relaxation time. Therefore, as the longitudinal electric field increases, the electron gas starts to be in nonequilibrium with the lattice with the result that electrons can be accelerated to velocities higher than the saturation velocity for channel lengths under 0.15 m.
Using (33) and (34) and considering velocity overshoot effects [26] , channel length modulation [27] , and DIBL [19] , a final expression for the channel current of the DMDG structure is given by where (39) corresponds to the current in the linear region and (40) corresponds to the current in the saturation region, is a parameter that takes into account velocity overshoot effects, which is taken to be as 25 10 cm Vs, as suggested in [26] , and is the channel length modulation factor, as given in [27] .
C. Total Drain Current
Using (38) and (40), the total drain current of the DMDG SOI MOSFET is given by the expression (41) Equation (41) corresponds to the drain current in the saturation region. Drain current in the linear region is equal to the channel current given by (39).
V. RESULTS AND DISCUSSION
The 2-D device simulator MEDICI was used to verify the proposed model for the DMDG structure. Typical dimensions used for both the DMDG and DG structures are summarized in Table I . The surface-potential distribution within the silicon thin film was simulated with MEDICI. Fig. 2 shows the calculated and simulated surface-potential profile for a channel length of 100 nm nm at the silicon-oxide interface of the DMDG structure along with the simulated potential profile of the DG structure. It is clearly seen that the DMDG structure exhibits a step function in the surface potential along the channel. Due to this unique feature, the area under the p poly front gate of the DMDG structure is essentially screened from the drain-potential variations. This means that the drain potential has very little effect on the drain current after saturation [28] reducing the drain conductance and DIBL, as discussed below. The predicted values of the model (17) and (18) agree well with the simulation results. Fig. 3 shows the calculated and simulated values of the electric field along the channel length at the drain end for the DMDG SOI MOSFET and the simulated values for the DG SOI MOSFET for the same channel length. Due to the discontinuity in the surface potential of the DMDG structure, the peak electric field at the drain is reduced substantially, by approximately 40%, when compared with that of the DG structure that leads to a reduced hot carrier effect. The agreement between the model (20) and simulated results proves the accuracy of the model.
In Fig. 4 , the threshold voltage of the DMDG structure as a function of channel length is compared with that of the DG MOSFET and the proposed model (29) with fixed at 50 nm. It can be clearly observed that the proposed DMDG structure exhibits a desired threshold voltage "roll up," while the threshold voltage of the DG structure rolls down with the decreasing channel lengths for a fixed . This is due to the increase in the ratio for the decreasing channel lengths and the portion of the larger work function gate is increased as the channel length reduces. This unique feature of the DMDG structure is an added advantage when the device dimensions are continuously shrinking. With the decreasing channel lengths, it is very difficult to obtain precise channel lengths across the wafer. However, a threshold voltage variation from device to device is least desirable. DMDG structure exhibits a threshold voltage, which is almost constant with decreasing channel lengths. From the results, it is clearly seen that the calculated values of the analytical model tracks the simulated values very well. Fig. 5 shows the DIBL variation along the channel for both the DMDG and DG SOI MOSFETs for . The simulated DIBL results are calculated as the difference between the linear threshold voltage and saturation threshold voltage . The parameters, , , and used here are 2, 3, and 20 nm, respectively, and have been chosen to get better characteristics. The linear threshold voltage is based on the maximum transconductance method at V. The saturation threshold voltage is based on a modified constant-current method at V, where the critical current is defined as the drain current when [29] . Again, it can be observed clearly that the DIBL increase in the DMDG structure is far less when compared with the DG MOSFET with the decreasing channel lengths.
The drain current characteristics of both the DMDG and DG MOSFETs are shown in Fig. 6 for a channel length of 100 nm nm . In the case of the DMDG structure, the results obtained from the model are also shown. Fig. 6 demonstrates that the DMDG structure exhibits an improved transconductance, reduced drain conductance, and an increase in the drain breakdown voltage. This enhancement in the performance is because of the step function of the surface-potential profile along the channel, which reduces the DIBL and the peak electric field at the drain end. In the drain current analytical model, various SCEs such as the channel-length modulation, DIBL, and velocity overshoot have been considered along with the breakdown mechanisms involved: the parasitic BJT effects and impact ionization. The enhanced performance is indeed shown in Figs. 7 and 8 , where the transconductance and drain conductance for both the structures is plotted with different channel lengths for . The value of is extracted from the slope ofbetween V and 1.5 V at V, while is extracted from the slope of - between V and 0.75 V at V for both simulation and model predicted values. Fig. 9 shows the voltage gain of the DMDG and DG SOI MOSFETs as a function of the channel length for . Because of an increase in the transconductance and a decrease in the drain conductance, the voltage gain of the DMDG structure is much higher when compared with that of the DG structure.
VI. CONCLUSIONS
The concept of dual-material gate has been applied to the DG SOI MOSFET structure and the features exhibited by the resulting new structure, i.e., the DMDG structure, have been examined for the first time by developing an analytical model. The results obtained from the model agree well with the MEDICI simulation results. We have demonstrated that the DMDG structure leads to reduced SCEs, as the surface-potential profile shows a step at the interface of the two materials of the front gate, which reduces drain conductance and DIBL. Moreover, the peak electric field at the drain end is reduced, minimizing the hot carrier effect. The threshold voltage shows a roll up with reducing channel lengths. In addition, we have also shown that the DMDG SOI MOSFET offers higher transconductance and improved drain breakdown voltage. All these features should make the proposed DMDG SOI MOSFET a prime candidate for future CMOS ULSI chips. Due to the asymmetric nature of the DMDG structure, it may pose few challenges while integrating with the current CMOS technology. However, Zhou [24] suggested two fabrication procedures requiring only one additional mask step with which a DMG can be obtained. As the CMOS processing technology is maturing and already into the sub-100-nm [30] regime, fabricating a 50-nm feature gate length should not hinder the possibility of achieving the potential benefits and excellent immunity against SCEs that the DMDG SOI MOSFET promises.
